Jump to content

FPGA

Digilent Forum Rules

The rules for the Digilent Forum can be found here: https://digilent.com/reference/forum-guidelines.

Subforums

  1. Embedded Linux

    3k
    posts

Explore Questions

  1. How to use the single ended analogue inputs on the ARTYZ720

    Asked by RobertDJordan,

    0 votes
    0 answers

  2. Load data from bin file into Vivado.

    Asked by amna,

    0 votes
    0 answers

  3. Genesys 2: RGMII Rx DDR shift

    Asked by escou64,

    0 votes
    0 answers

  4. PMOD AD1 FPGA bitstream genatation issues

    Asked by amilashanaka,

    0 votes
    1 answer

  5. Arty-Z7-20 ethernet PHY failure, and build quality issues

    Asked by cogans,

    0 votes
    1 answer

5,450 questions in this forum

  1. Use a differential FPGA pin as a single ended pin

    Asked by JColvin,

    0 votes
    2 answers

  2. JTAG SMT2 usb connector issues

    Asked by JColvin,

    0 votes
    2 answers

  3. JTAG SMT2 NC characteristic impedance

    Asked by JColvin,

    0 votes
    2 answers

  4. NetFPGA 1G CML factory settings

    Asked by JColvin,

    0 votes
    2 answers

  5. How to configure basys3 board thorough vivado.?

    Asked by Chethan,

    0 votes
    12 answers

  6. Invalid package pin of FMC connector at Genesys2 board

    Asked by rappysaha,

    0 votes
    4 answers

  7. This design requires more RAMB36/FIFO cells than are available in the target device.

    Asked by smarano,

    0 votes
    1 answer

  8. JTAG-HS3 has died

    Asked by Linncoln,

    0 votes
    4 answers

  9. Problem with Using PMod IPs example project

    Asked by dnovick,

    0 votes
    2 answers

  10. Arty: Output Frequency

    Asked by Fields,

    0 votes
    4 answers

  11. Enough Current to Drive microSDHC on a Nexys 4 DDR?

    Asked by sy2002,

    0 votes
    5 answers

  12. Counter, synthesize problems

    Asked by adacho94,

    0 votes
    3 answers

  13. Need additional IO on Genesys board

    Asked by JColvin,

    0 votes
    2 answers

  14. Cmod A7 I/O questions

    Asked by JColvin,

    0 votes
    1 answer

  15. Motor kit and Pmod for a Xilinx ZCU102

    Asked by JColvin,

    0 votes
    1 answer

  16. Program the NetFPGA Virtex-II Pro via PCI

    Asked by JColvin,

    0 votes
    1 answer

  17. LVDS output on Nexys 4ddr?

    Asked by David Jabon,

    0 votes
    1 answer

  18. I struggling to write my pixel values to block Ram

    Asked by hilarikas,

    0 votes
    5 answers

  19. Vivado 2016.2 & Zybo mio problem

    Asked by omikron,

    0 votes
    8 answers

  20. Genesys 2 GTX IBERT

    Asked by Naveen,

    0 votes
    2 answers

  21. Using PmodAD1 Ip with Basys3

    Asked by Billel,

    0 votes
    10 answers

  22. ZyBo -3 speed grade available?

    Asked by simoncov,

    0 votes
    3 answers

  23. Zybo: Connection to board failed

    Asked by mikemcg,

    0 votes
    8 answers

  24. How to interface video camera to Nexys 4 DDR

    Asked by charmander,

    0 votes
    8 answers

  25. Where Should I start learning ZYBO,ZYNQ(vivado webpackage 2016.2)

    Asked by digizybo,

    0 votes
    2 answers
×
×
  • Create New...