Jump to content

FPGA

Digilent Forum Rules

The rules for the Digilent Forum can be found here: https://digilent.com/reference/forum-guidelines.

Subforums

  1. Embedded Linux

    3k
    posts

Explore Questions

  1. Zedboard I/O pin resources

    Asked by txy,

    0 votes
    0 answers

  2. Reading Values of Real Time Clock (RTC) through Zedboard

    Asked by amna,

    0 votes
    0 answers

  3. SPI0 on Zybo 7000

    Asked by DMoore,

    0 votes
    0 answers

  4. HLS Core Stalling During DMA Operation on Eclypse Z7

    Asked by Julii,

    0 votes
    2 answers

  5. How to use the single ended analogue inputs on the ARTYZ720

    Asked by RobertDJordan,

    0 votes
    3 answers

5,454 questions in this forum

  1. USB errors

    Asked by Mike Boich,

    0 votes
    1 answer

  2. Zybo-Z7-20 examples not working!

    Asked by Fabian123,

    0 votes
    2 answers

  3. Zedboard LED Demo on Vivado 2016.4

    Asked by Ztf,

    0 votes
    1 answer

  4. Not a Marvell or TI Ethernet PHY

    Asked by Cynthia,

    0 votes
    6 answers

  5. HELP vending machine verilog

    Asked by Sam36,

    0 votes
    0 answers

  6. Zybo Z7 UART works for one example project but not for another

    Asked by MichaelZ,

    0 votes
    7 answers

  7. Configuring Axi Quad SPI block for Arty A7-100

    Asked by joestoy,

    0 votes
    1 answer

  8. Adept loses connection to devices

    Asked by Leon.k,

    0 votes
    4 answers

  9. Frequency of FCLK_0 in arty-z7-20

    Asked by amolina,

    0 votes
    2 answers

  10. DRAM addressing from AXI byte addressing ZCU102

    Asked by fpga_123,

    0 votes
    0 answers

  11. Arty Rev C XDC Files Compatibility with Vivado 2012

    Asked by jartim,

    0 votes
    1 answer

  12. ZYNQ FPGA Hardware Debugging

    Asked by Faisal Saleem,

    0 votes
    2 answers

  13. How to make clear clock using clk_wiz

    Asked by wjdaud923,

    0 votes
    1 answer

  14. Arty-z7-20 no processor available in Vitis

    Asked by ellifant,

    0 votes
    1 answer

  15. Arty A7-100 MIG route design clock error

    Asked by okonomiyonda,

    0 votes
    4 answers

  16. zybo dma demo

    Asked by Pier,

    0 votes
    5 answers

  17. external pin as an input GPIO

    Asked by Erick,

    0 votes
    1 answer

  18. Nexys A7-100

    Asked by Sapna Razdan,

    0 votes
    3 answers

  19. Create read/write UART user interface on Arty for manipulating RTL registers

    Asked by Mighty Joe,

    0 votes
    8 answers

  20. Arty S7 Timer caputre

    Asked by Erick,

    0 votes
    1 answer

  21. Firmware demo Spartan-3 starters board Rev.E

    Asked by Alectronic,

    0 votes
    5 answers

  22. Nexys A7-100T errors with tutorial

    Asked by CarlosN,

    0 votes
    5 answers

  23. New install problems, Eclypse Z7... SDK not working right

    Asked by mor.paul,

    0 votes
    18 answers

  24. Packet data from TCP/IP core

    Asked by guynumber30,

    0 votes
    3 answers

  25. Fpga Wifi Module

    Asked by Hos Sam97,

    0 votes
    9 answers
×
×
  • Create New...