Jump to content

FPGA

Digilent Forum Rules

The rules for the Digilent Forum can be found here: https://digilent.com/reference/forum-guidelines.

Subforums

  1. Embedded Linux

    3k
    posts

Explore Questions

  1. Genesys 2: RGMII Rx DDR shift

    Asked by escou64,

    0 votes
    0 answers

  2. PMOD AD1 FPGA bitstream genatation issues

    Asked by amilashanaka,

    0 votes
    1 answer

  3. Arty-Z7-20 ethernet PHY failure, and build quality issues

    Asked by cogans,

    0 votes
    1 answer

  4. My basys 3 don’t Turn on

    Asked by Vanessa,

    0 votes
    1 answer

  5. How to apply a phase to form an output sine wave in the Cordic IP block?

    Asked by loser,

    0 votes
    1 answer

5,448 questions in this forum

  1. Does Adept work with the Spartan-3E Starter Board?

    Asked by xerics,

    0 votes
    3 answers

  2. DisplayPort Subsystem IP 2.1 on Genesys 2

    Asked by Des,

    0 votes
    1 answer

  3. Arty Web Server Demo with 2018.2?

    Asked by mrpackethead,

    0 votes
    5 answers

  4. Arty A7 Push Buttons Register as Both Zeros and Ones?

    Asked by RipCityBassWorks,

    0 votes
    10 answers

  5. set_property SEVERITY {Warning} [get_drc_checks UCIO-1]

    Asked by Ahmed Alfadhel,

    0 votes
    3 answers

  6. CMOD S6 FPGA start-up

    Asked by OLucia,

    0 votes
    1 answer

  7. Game Pad

    Asked by robfinch,

    0 votes
    4 answers

  8. coorruner II operation

    Asked by cesar tibocha,

    0 votes
    2 answers

  9. Zebo board: one connector missing

    Asked by Pavel_47,

    0 votes
    2 answers

  10. Nexys Video "Feet"

    Asked by Peter Phillips,

    0 votes
    1 answer

  11. Board repository path

    Asked by That_Guy,

    0 votes
    1 answer

  12. Pynq-Z1 board layout dimensions

    Asked by Matheus,

    0 votes
    6 answers

  13. ERROR: cannot open block design

    Asked by hongquan18196,

    0 votes
    2 answers

  14. pmod wifi

    Asked by harika,

    0 votes
    1 answer

  15. Arty with FreeRTOS + TCP

    Asked by mrpackethead,

    0 votes
    2 answers

  16. ZedBoard XADC Header Dedicated Inputs

    Asked by mehmetdemirtas89,

    0 votes
    2 answers

  17. Where can I download the boardfiles of PYNQ-Z1 ?

    Asked by Nan-Sheng,

    0 votes
    1 answer

  18. Unable to grab PCIe ref_clk for the axi_pcie in ZC706 board !

    Asked by daryon,

    0 votes
    2 answers

  19. Cora z7, board files, M_AXI_GP0_ACLK not connected to clock

    Asked by libor,

    0 votes
    4 answers

  20. How to connect to I2C in ZYNQ

    Asked by mmehrabi,

    0 votes
    3 answers

  21. XADC with DRP interface

    Asked by HelplessGuy,

    0 votes
    1 answer

  22. ARTY FPGA

    Asked by John1123,

    0 votes
    4 answers

  23. LWIP:itoa Function for FPGA- How to increase the buffer size ?

    Asked by Thausikan,

    0 votes
    7 answers

  24. SPI-Flash CmodA7-35T Vivado 2017.3

    Asked by Weevil,

    0 votes
    9 answers

  25. need help with BASYS3 board not talking to Win7 computer

    Asked by Michael Majors,

    0 votes
    4 answers
×
×
  • Create New...