Jump to content

FPGA

Digilent Forum Rules

The rules for the Digilent Forum can be found here: https://digilent.com/reference/forum-guidelines.

Subforums

  1. Embedded Linux

    3k
    posts

Explore Questions

  1. Load data from bin file into Vivado.

    Asked by amna,

    0 votes
    0 answers

  2. Genesys 2: RGMII Rx DDR shift

    Asked by escou64,

    0 votes
    0 answers

  3. PMOD AD1 FPGA bitstream genatation issues

    Asked by amilashanaka,

    0 votes
    1 answer

  4. Arty-Z7-20 ethernet PHY failure, and build quality issues

    Asked by cogans,

    0 votes
    1 answer

  5. My basys 3 don’t Turn on

    Asked by Vanessa,

    0 votes
    1 answer

5,449 questions in this forum

  1. Zybo board invisible to VIVADO HLS 2018.1

    Asked by Giordano C.,

    0 votes
    2 answers

  2. Nexys4DDR constraints information request

    Asked by Anding,

    0 votes
    2 answers

  3. ZYNQ -7020 Development Board OOB code

    Asked by ArKay99,

    0 votes
    4 answers

  4. No communication: MicroBlaze with AXI Ethernet Subsystem with DMA on Nexys4 DDR

    Asked by bklopp,

    0 votes
    2 answers

  5. DRP I/O ports connection in XADC and ZYNQ 7000

    Asked by Himanshu,

    0 votes
    5 answers

  6. JXADC

    Asked by luyan201214,

    0 votes
    3 answers

  7. cmod s6 not

    Asked by electricalg,

    0 votes
    1 answer

  8. Cmod S6 3D CAD data

    Asked by s.schwarzbauer,

    0 votes
    2 answers

  9. Vivado - How to reflash HDL code quickly

    Asked by ho0pla,

    1 vote
    6 answers

  10. BitStream

    Asked by Riddhi,

    0 votes
    2 answers

  11. 6 I2C Ports for DMA-Audio on the Nexys-Video board vs. 2 physical pins!!

    Asked by msjatdigilent,

    0 votes
    3 answers

  12. Arty A7 and Arty S7

    Asked by glhearn,

    0 votes
    2 answers

  13. connecting IP blocks for PL side - project includes GPS module, GSM module,Memory, Debug TAP controller

    Asked by Sridhar Prasath Aruppukottai Ganesan,

    0 votes
    5 answers

  14. AXI SPI on adrv9361z7035 (formerly PicoZed SDR)

    Asked by sbates,

    0 votes
    4 answers

  15. FMC LPC

    Asked by sourav,

    0 votes
    7 answers

  16. Connecting a GigE Camera to my Zedboard

    Asked by JakeWhitt,

    0 votes
    4 answers

  17. Problem simulating ISERDESE2

    Asked by Valentin,

    0 votes
    2 answers

  18. How to communicate with the System via Xilinx Platform cable II [JTAG] using Python library?

    Asked by Thausikan,

    0 votes
    1 answer

  19. no bin file created to program Basys3

    Asked by hib,

    0 votes
    3 answers

  20. Application Project in SDK (C/C++) for Vivado Design

    Asked by Himanshu,

    0 votes
    1 answer

  21. 0V5640 5MP Camera FPGA Board

    Asked by DFL,

    0 votes
    1 answer

  22. QSPI FLASH IP BLOCK NEXYS VIDEO

    Asked by raf,

    0 votes
    1 answer

  23. Extracting/Reading Flashed RTL Image

    Asked by tsolano97,

    0 votes
    2 answers

  24. missing include files xgpio.h

    Asked by egnanam,

    0 votes
    15 answers

  25. Im completely new to this

    Asked by Caleb,

    0 votes
    3 answers
×
×
  • Create New...