Jump to content

zygot

Members
 View Profile  See their activity

  • Posts

    2,859

  • Joined

  • Last visited

 Content Type 

Topics posted by zygot

  1.  

    Turn Your Nexys Video into a Devlopment Platform

    By zygot, in Project Vault

      
    • 1 reply
    • 1,516 views
  2.  

    Forum Guilelines

    By zygot, in Suggestions & Feedback

    • 1 reply
    • 3,357 views
  3.  

    Ethernet PHY Test Tool

    By zygot, in Project Vault

      
    • 1 reply
    • 1,802 views
  4.  

    Question: Warning about install of Vivado 2019.1 on WIN10

    By zygot, in FPGA

    • Awaiting best answer
    • 0 votes
    • 1 answer
  5.  

    Dear Digilent Santa

    By zygot, in Suggestions & Feedback

    • 1 reply
    • 1,083 views
  6.  

    Question: EclypseZ7 curiosity

    By zygot, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 1 answer
  7.  

    Git Repository Documentation

    By zygot, in Suggestions & Feedback

    • 1 reply
    • 975 views
  8.  

    Question: Adept System GUI for Windows

    By zygot, in FPGA

    • Has best answer
    • 0 votes
    • 1 answer
  9.  

    Question: Waveforms on the Eclypse-Z7

    By zygot, in Test and Measurement

    • Awaiting best answer
    • 0 votes
    • 1 answer
  10.  

    Question: Vivado issues work assignments ... again. New chores for 2020

    By zygot, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 1 answer
  11.  

    Question: Trouble posting material

    By zygot, in Other

    • Awaiting best answer
    • 0 votes
    • 0 answers
  12.  

    ADP2230

    By zygot, in Suggestions & Feedback

    • 0 replies
    • 66 views
  13.  

    Is the RPi5 suitable for paring with an FPGA?

    By zygot, in Technical Based Off-Topic Discussions

      
    • 0 replies
    • 652 views
  14.  

    Question: NetFPGA_1G_CML QDRII+ IOSTANDARD isn't supported by VIvado MIG

    By zygot, in FPGA

    • Awaiting best answer
    • 0 votes
    • 0 answers
  15.  

    Debugging with the FTxxxx Mini-Modules

    By zygot, in Tutorials

      
    • 0 replies
    • 578 views
  16.  

    Manipulate PL logic using PS registers

    By zygot, in Tutorials

      
    • 0 replies
    • 1,205 views
  17.  

    Question: Digilent master constraints format change request

    By zygot, in FPGA

    • Awaiting best answer
    • 0 votes
    • 0 answers
  18.  

    Boost your Memory

    By zygot, in Project Vault

      
    • 0 replies
    • 907 views
  19.  

    More Fun with Phasors

    By zygot, in Project Vault

    • 0 replies
    • 1,082 views
  20.  

    S3 Starter Board Programmer

    By zygot, in Project Vault

      
    • 0 replies
    • 1,920 views
  21.  

    Fast Inter-board Data Interface

    By zygot, in Project Vault

      
    • 0 replies
    • 1,620 views
  22.  

    The Anti-Differential PMOD Challenge

    By zygot, in Project Vault

      
    • 0 replies
    • 1,315 views
×
×
  • Create New...