zzzhhh
-
Posts
27 -
Joined
-
Last visited
Content Type
Profiles
Forums
Events
Gallery
Topics posted by zzzhhh
-
Question: Should "Max. clock period" be "Min. clock period"?
- Awaiting best answer
- 0 votes
- 5 answers
-
Question: Is there any way to measure time using MicroBlaze core in Vitis for Arty A7-100T?
- Awaiting best answer
- 0 votes
- 2 answers
-
Question: Data loss when transmitting large file between host PC and board through USB UART interface
- Awaiting best answer
- 0 votes
- 8 answers
-
Question: Ask for a tutorial of RISC-V on Arty A7 using Vivado and Vitis
- Awaiting best answer
- 0 votes
- 7 answers
-
Question: To Digilent employees: is there any chance to update the tutorial "Arty - Getting Started with Microblaze Servers"?
- Awaiting best answer
- 0 votes
- 5 answers
-
Question: Why "Do not select the system clock input to the MIG"?
- Awaiting best answer
- 0 votes
- 4 answers
-
Question: can I configure DDR3 on Digilent Artix-7 FPGA Development Board to Dual Channel mode?
- Awaiting best answer
- 0 votes
- 10 answers
-
Question: Where can I find the Verilog source of out-of-box demo of Basys 3 board?
- Awaiting best answer
- 0 votes
- 1 answer
-
- 0 votes
- 1 answer
-
Question: Can I use BASYS 3 board to embed a RISC-V CPU, and run Linux?
- Awaiting best answer
- 0 votes
- 2 answers