Jump to content

Anding

Members
 View Profile  See their activity

  • Posts

    29

  • Joined

  • Last visited

 Content Type 

Topics posted by Anding

  1.  

    Question: HDMI on the Nexys4-DDR?

    By Anding, in FPGA

    • Awaiting best answer
      
    • 0 votes
    • 2 answers
  2.  

    Question: Nexys4DDR constraints information request

    By Anding, in FPGA

    • Awaiting best answer
    • 0 votes
    • 2 answers
  3.  

    Question: Appeal for a Nexys4DDR project example using MIG in ISE

    By Anding, in FPGA

    • Awaiting best answer
    • 0 votes
    • 9 answers
  4.  

    Question: Nexys4DDR- Unusually high hold time violation detected

    By Anding, in FPGA

    • Awaiting best answer
    • 0 votes
    • 3 answers
  5.  

    Question: Create Nexys4 .mcs file in Vivado

    By Anding, in FPGA

    • Awaiting best answer
    • 0 votes
    • 2 answers
  6.  

    Question: Map problem on Nexys4DDR

    By Anding, in FPGA

    • Awaiting best answer
    • 0 votes
    • 7 answers
  7.  

    Question: Pin change to Ethernet PHY between Nexys4 and Nexys4DDR?

    By Anding, in FPGA

    • Awaiting best answer
    • 0 votes
    • 4 answers
  8.  

    Question: Nexys4 / Nexys4DDR Ethernet PHY PIN change?

    By Anding, in FPGA

    • Awaiting best answer
    • 0 votes
    • 1 answer
  9.  

    Question: Simulating ram2ddrxadc - endless wait for mem_init_calib_complete

    By Anding, in FPGA

    • Has best answer
    • 0 votes
    • 8 answers
  10.  

    Question: Simulating the Digilent SRAM to DDR component

    By Anding, in FPGA

    • Has best answer
    • 0 votes
    • 3 answers
×
×
  • Create New...