Jump to content

Cthbar

Members
  • Posts

    2
  • Joined

  • Last visited

Everything posted by Cthbar

  1. Thank you very much for your answer zygot,I have managed to update the ips you have in the notes, I will tell you how it goes.
  2. Hi, I'm here because I'm trying to run the hdmi program (https://digilent.com/reference/programmable-logic/genesys-2/demos/hdmi) for the XC7K325T-2FFG900C board on vivado 2022.2, but there is no way it works, I have implemented the block design and carried out the bitstream. But when following the digilent steps, using the teraterm program, I get nothing, no program features of the created hdmi appear. I run the connections in tera with 115200 baud, but still nothing, in the block diagram it only asked me to update some IPs for the design. Could someone help me? Please find attached the resulting IP block diagram, with the updates performed and the connections Imagen of validate design: and here is the image of the messages that tcl sends me: Thank you. system.pdf
×
×
  • Create New...