Jump to content
  • 0

Done pin is not high..



1 answer to this question

Recommended Posts

  • 0

Hi @Niranjana,

This message appears when the FPGA / SoC has not been configured with a bitstream. More recent versions of the Xilinx software have made it so that when you choose to launch an application it will automatically load the bitstream for you prior to launching (used to be that you had to manually configure the device with the bitstream).

I don't know which version of the Xilinx / AMD toolchain you are using, but you can still manually configure the device with a bitstream by clicking Xilinx / Vitis dropdown at the top (next to File, Edit, etc) and choose the Program Device option.

Presuming you first created a hardware specification (block design) in Vivado and imported it into Vitis, my guess as to why Vitis is not automatically finding the bitstream is because after exporting the hardware platform, the include bitstream option was not checked.

Let me know what you learn.


Link to comment
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
  • Create New...