Jump to content

Arty7_Lover

Members
 View Profile  See their activity

  • Posts

    20

  • Joined

  • Last visited

 Content Type 

Topics posted by Arty7_Lover

  1.  

    Question: Vitis HW Platform in Arty7-20

    By Arty7_Lover, in Embedded Linux

    • Awaiting best answer
    • 0 votes
    • 3 answers
  2.  

    Question: I want to use linux on arty z-20 board.

    By Arty7_Lover, in Embedded Linux

    • Awaiting best answer
    • 0 votes
    • 3 answers
  3.  

    Question: how much is delay time of bufio gate in zynq z7-20 ?

    By Arty7_Lover, in FPGA

    • Awaiting best answer
    • 0 votes
    • 1 answer
  4.  

    Question: implementation removes bram ( to be included in sythesis)

    By Arty7_Lover, in FPGA

    • Awaiting best answer
    • 0 votes
    • 4 answers
  5.  

    Question: Can I get clock from FS_CLK ?

    By Arty7_Lover, in FPGA

    • Awaiting best answer
    • 0 votes
    • 8 answers
  6.  

    Question: AP transaction error, DAP status f0000021

    By Arty7_Lover, in FPGA

    • Awaiting best answer
    • 0 votes
    • 5 answers
  7.  

    Question: Which DDR memory can I select in Zynq ?

    By Arty7_Lover, in FPGA

    • Awaiting best answer
    • 0 votes
    • 3 answers
  8.  

    Question: AP transaction error, DAP status f0000021

    By Arty7_Lover, in FPGA

    • Awaiting best answer
    • 0 votes
    • 1 answer
  9.  

    Question: I want to program FLASH in ARTY7-20

    By Arty7_Lover, in FPGA

    • Awaiting best answer
    • 0 votes
    • 2 answers
×
×
  • Create New...