I'm kindly asking some guidances about the MIcroblaze interfacing with an existing logic described into the FPGA hence internal interconnection other than to external FPGA I/O pin with VIVADO and the Cmod A7-35T board..
I've see many tutorial on the web, also the link (DIGILENT-TUT) but what I'm asking is about interfacing the Microblaze with some logic design written in VHDL language (or Verilog this is not important).
Suppose this scenario:
- some counter and related logic described by a VHDL/Verilog code, hence we have fundamentally a component from an externl point of view
- we need to connect this block described above with the Microblaze.
the key point that I need to understand is how to perform practically this connection between the Microblaze and the entity defined by the VHDL or Verilog code,
All the tutorials I've seen shown how to connect the Microblaze with external I/O and some predefinited modules like UART and so on rather than to internal block not provided by the tool.
Of course, by means of the VIVADO builder feature, I'll able to add e.g. an UART and other peripherals to the Microblaze, but if some parts of the project are described with some VHDL code how I can get all working togheter? I've to generate the Microblaze system and related VHDL wrapper and then use it inside another top.vhd file that make the necessary interconnection between FPGA I/O pin, the custom logic block and the Microblaze component declaration?
I've to create my custom logic as was a custom IP and the add it to the Microblaze design?
Someone can give me some starting point/concept/tutorial specific link on this subject?
Question
BYTEMAN
Dear All,
I'm kindly asking some guidances about the MIcroblaze interfacing with an existing logic described into the FPGA hence internal interconnection other than to external FPGA I/O pin with VIVADO and the Cmod A7-35T board..
I've see many tutorial on the web, also the link (DIGILENT-TUT) but what I'm asking is about interfacing the Microblaze with some logic design written in VHDL language (or Verilog this is not important).
Suppose this scenario:
- some counter and related logic described by a VHDL/Verilog code, hence we have fundamentally a component from an externl point of view
- we need to connect this block described above with the Microblaze.
the key point that I need to understand is how to perform practically this connection between the Microblaze and the entity defined by the VHDL or Verilog code,
All the tutorials I've seen shown how to connect the Microblaze with external I/O and some predefinited modules like UART and so on rather than to internal block not provided by the tool.
Of course, by means of the VIVADO builder feature, I'll able to add e.g. an UART and other peripherals to the Microblaze, but if some parts of the project are described with some VHDL code how I can get all working togheter? I've to generate the Microblaze system and related VHDL wrapper and then use it inside another top.vhd file that make the necessary interconnection between FPGA I/O pin, the custom logic block and the Microblaze component declaration?
I've to create my custom logic as was a custom IP and the add it to the Microblaze design?
Someone can give me some starting point/concept/tutorial specific link on this subject?
Thank you!
Best regards
Link to comment
Share on other sites
18 answers to this question
Recommended Posts
Archived
This topic is now archived and is closed to further replies.