Refresh of the FPGA Serial Accelerometer Tester


Tim S.
 Share

Recommended Posts

Hi there.

Last year I posted on GitHub two projects that implement communication with the Pmod ACL2, targeting the Arty-A7-100 and Zynq-Z7-20 respectively. The past two months I've updated these projects to the Xilinx Vivado 2021.2 with TCL scripts version controlled for recreation of the project and block diagrams. You can find the design refresh at:

https://timothystotts.github.io/2021/11/26/refresh-of-the-fpga-accelerometer-tester.html

and

https://github.com/timothystotts/fpga-serial-acl-tester-3/

Note that there are five example Xilinx Vivado/Vitis projects that implement the same function:

- all SystemVerilog RTL

- all Verilog RTL

- all VHDL RTL

- Xilinx MicroBlaze system

- Xilinx Zynq-7000 system

Regards,

Tim S.

Link to comment
Share on other sites

  • 1 month later...
  • 2 months later...
  • 2 months later...

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
 Share