Dear All,
for a class experiment, I am interesting to modify the Eclypse Z7 Low Level Zmod ADC DAC Demo
In order to disconnect the FIR FILTER and make the students insert some custom VHDL modules
the top module of the FIR filter has the following ports
entity Filter_Top_Level is
Port ( SysClk : in STD_LOGIC;
sysRst_n : in STD_LOGIC;
sysInitAdcDone : in STD_LOGIC;
sysInitDacDone : in STD_LOGIC;
sysAdcCh1 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
sysDacCh1 : OUT STD_LOGIC_VECTOR(13 DOWNTO 0);
sysDacCh2 : OUT STD_LOGIC_VECTOR(13 DOWNTO 0)
);
end Filter_Top_Level;
where can i find some additional information about
sysInitAdcDone and
sysInitDacDone ?
In addition is it possible to know the rates of the ADC and the DAC in the demo?
Question
svip
Dear All,
for a class experiment, I am interesting to modify the Eclypse Z7 Low Level Zmod ADC DAC Demo
In order to disconnect the FIR FILTER and make the students insert some custom VHDL modules
the top module of the FIR filter has the following ports
entity Filter_Top_Level is
Port ( SysClk : in STD_LOGIC;
sysRst_n : in STD_LOGIC;
sysInitAdcDone : in STD_LOGIC;
sysInitDacDone : in STD_LOGIC;
sysAdcCh1 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
sysDacCh1 : OUT STD_LOGIC_VECTOR(13 DOWNTO 0);
sysDacCh2 : OUT STD_LOGIC_VECTOR(13 DOWNTO 0)
);
end Filter_Top_Level;
where can i find some additional information about
sysInitAdcDone and
sysInitDacDone ?
In addition is it possible to know the rates of the ADC and the DAC in the demo?
Thank you all
Luca
Link to comment
Share on other sites
1 answer to this question
Recommended Posts
Create an account or sign in to comment
You need to be a member in order to leave a comment
Create an account
Sign up for a new account in our community. It's easy!
Register a new accountSign in
Already have an account? Sign in here.
Sign In Now