Jump to content

JTAG boundary scan: Do BSDL file for Xilinx FPGA

Recommended Posts


I read few messages on the forum but I would like to confirm if my understanding is right.

I have a Digilent JTAG HS-2 cable. I installed Digilent Adept 2. I have my Xilinx FPGA BSDL file. I installed Vivado.

Can I do boundary scan with above "weapons"? What I want to do is run BSDL to check my FPGA pin connectivity and to see if the FPGA is good or bad.

From the Forum research the answer is NO. Do I understand this correctly?

Please advice, thank you.


Link to comment
Share on other sites


This topic is now archived and is closed to further replies.

  • Create New...