farhanazneen

Question: latency and throughput of fft processors

By farhanazneen, October 23, 2018 in Other

• Awaiting best answer

• @d@n

Question: zedboard audio processing

By farhanazneen, October 3, 2018 in FPGA

• Awaiting best answer

• d@n

Question: working of pipelined FFT architecture

By farhanazneen, September 23, 2018 in FPGA

• Awaiting best answer

• d@n

Question: fft spectrum analyzer on SOC

By farhanazneen, September 16, 2018 in FPGA

• Awaiting best answer

Question: fft computation in sdk with sampled data inputs

By farhanazneen, August 31, 2018 in Digilent Microcontroller Boards (Retired)

• Awaiting best answer

Question: issue with xadc header auxiliary input

By farhanazneen, August 30, 2018 in Digilent Microcontroller Boards (Retired)

• Awaiting best answer

Question: issue with the usb serial com port

By farhanazneen, August 27, 2018 in FPGA

• Awaiting best answer

Question: drp register address for auxiliary input in xadc wizard ip

By farhanazneen, August 27, 2018 in FPGA

• Awaiting best answer

Question: how to save xadc sampled values from simulated waveform into .csv file

By farhanazneen, August 23, 2018 in FPGA

• Awaiting best answer

Question: Interfacing xadc to the zedboard

By farhanazneen, August 17, 2018 in Digilent Microcontroller Boards (Retired)

• Awaiting best answer

Question: issue with design.txt file in xadc

By farhanazneen, July 25, 2018 in FPGA

• Awaiting best answer

Question: issue with xadc auxiliary input simulation

By farhanazneen, August 10, 2018 in Digilent Microcontroller Boards (Retired)

• Awaiting best answer

Question: xadc and fft output in vivado through ILA core

By farhanazneen, July 16, 2018 in FPGA

• Awaiting best answer

• d@n