dravenchrist

Apologies, I am still a newbie and have not played with FPGAs for years. I have a Nexys-4 FPGA board, and does not have the "Nexys-4 DDR" label like some other boards. I am confused what "migration" means to Nexys-4 DDR or Nexys A7-100T. My assumption was it is an upgrade to the internal board, so I tried using .xdc files for Nexys-4-DDR-MASTER and Nexys-A7-100T for a simple VHDL code for turning LEDs on, but neither .xdc files work and it does not look like the pin names to the LEDs are being mapped correctly? For example, for nexys-4 ddr, led[0] net pin, which does not work: set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { led[0] }]; #IO_L18P_T2_A24_15 Sch=led[0] But the nexys-4 xdc constraints file I had used years ago still work: ## LEDs ##Bank = 34, Pin name = IO_L24N_T3_34, Sch name = LED0 set_property PACKAGE_PIN T8 [get_ports {led[0]}] set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}] I am using Vivado 2023.1.1. I am not sure if this migration process is something I can do with the board I currently have, or do I have to purchase a physically newer board?