RisingPheonix

Hello, I wish to know whether anyone has tried to change the pixels per clock value set in the MIPI CSI2 RX module present in the Digilent vivado library given here. I tried editing that code to set it to 1 pixel per clock and TDATA width to 10, but the IP doesn't get synthesized in Vivado.