Dear Support!
Question:
Please explain why ZmodDcoClk signal in the Table 12. "IP core port description" is defined as input, but in the Figure 1. "Zmod Scope Controller block diagram" it is internally connected already?
The question corresponds to the IP representation (and connection) in the Vivado 2022.2 - refer to the attached screenshot.