arya
-
Posts
2 -
Joined
-
Last visited
Content Type
Profiles
Forums
Events
Gallery
Everything posted by arya
-
@Yannick @D@n What I have done is took 2 dds and multiplied the outputs and fed it to fir compiler. The block design done is as in the figure. Then I created a hdl wrapper and tried simulating it..but its showing error as "design ()not found while processing module instance()" . Could you pease help me through this.
-
How to fix this??
