helic
-
Posts
3 -
Joined
-
Last visited
Content Type
Profiles
Forums
Events
Gallery
Topics posted by helic
-
Question: how to instantiate a verilog module in a VHDL project?
- Awaiting best answer
- vivado2016.4
- verilog
- (and 1 more)
- 0 votes
- 5 answers