Jump to content
  • 0

JTAG-HS3 with xcvu7p only works at 30 MHz


DLin

Question

I have a custom board with 1 x XCVU7P FPGA.  With a Xilinx Platform Cable, I don't see any issues programming a bit file or detecting the target at any frequency. 

When I use a Digilent JTAG-HS3, I can only reliably program and detect the target at 30 MHz.  However, the Virtex US+ datasheet specs max TCK frequency as 20 MHz.  When I try lowering the TCK frequency to 15 MHz, I sometimes see an End-of-Startup LOW error at the end of programming depending on the JTAG-HS3 (some program successfully, others fail 100% of the time).

If I continue to lower the TCK frequency to 10 MHz or lower, on all JTAG-HS3s with multiple boards, I no longer am able to reliably detect the target.

1. Have you ever seen an issue like this with the Digilent JTAG-HS3 where lower TCK frequencies lead to target detection or programming failures?

2. Do you have any suggestions of what JTAG instructions to look for to debug this failure? Signal quality of the TCK, TMS, and TDI look good going to the FPGA with no setup/hold violations.  TDO signal integrity back to the JTAG-HS3 is also good with no setup violation.

Link to comment
Share on other sites

1 answer to this question

Recommended Posts

  • 0

Hi @DLin,

I am surprised to see this issue; I would not have expected that lowering the clock frequency on a communication protocol would cause an issue.

I reached out to the design engineer most familiar with the JTAG HS3 and they are also not sure what the issue might be, especially since the Xilinx Platform Cable USB II operates at a default TCK frequency of 6 MHz. They clarified to me that Xilinx implements the programming algorithm for the Virtex Ultrascale(+) devices (which they are not privy to), so they do not have any way of debugging this issue on their end (the device compatibility list in the Reference Manual, https://digilent.com/reference/programmers/jtag-hs3/reference-manual#supported_target_devices, was curated and provided to Digilent by Xilinx).

Correspondingly, you will probably need to reach out to Xilinx to get some better insight if you can either safely continue to configure the VU+ device at the higher TCK frequency or if there some other sort of change that could be made to properly configure the device.

Thanks,
JColvin

Link to comment
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
×
×
  • Create New...