MaxPof Posted July 26, 2022 Share Posted July 26, 2022 Hi everyone, I want to use a reference clock on the PL side on my Genesys ZU-3EG rev. B. The constraint file gives a 125 MHz clock on the E12 pin but the reference manual says that it's a 25MHz clock. Which one is correct? Is it possible to have a 125MHz PL clock on Genesys as there is on the K17 pin of the Zybo? Thanks! Link to comment Share on other sites More sharing options...
0 elodg Posted July 27, 2022 Share Posted July 27, 2022 (edited) The reference manual listing 25 MHz is correct. The comment in the xdc file was incorrect, which is now fixed and pushed to Github. You can use Clocking Wizard in the FPGA to generate 125 MHz or configure the Ethernet PHY over MDIO to output 125 MHz on the sysclk port. Edited July 27, 2022 by elodg MaxPof 1 Link to comment Share on other sites More sharing options...
Question
MaxPof
Hi everyone,
I want to use a reference clock on the PL side on my Genesys ZU-3EG rev. B.
The constraint file gives a 125 MHz clock on the E12 pin but the reference manual says that it's a 25MHz clock.
Which one is correct?
Is it possible to have a 125MHz PL clock on Genesys as there is on the K17 pin of the Zybo?
Thanks!
Link to comment
Share on other sites
1 answer to this question
Recommended Posts
Create an account or sign in to comment
You need to be a member in order to leave a comment
Create an account
Sign up for a new account in our community. It's easy!
Register a new accountSign in
Already have an account? Sign in here.
Sign In Now