attila

Logic Analyzer and WaveForms: How does bus and clock work?

Logic Analyzer and WaveForms: How does bus and clock work?

Before buying a Digital Discovery, I decided to try out WaveForms first.  But as WaveForms doesn't provide any mock data, I cannot really confirm that my main use case is covered. Suppose I define an 8-bit Bus DIO 0 to DIO 7 and set one of its signals DIO 0 as clock with rising trigger.  Does the clock signal become part of the bus value?  In other words, if DIO 1 through DIO 7 are constant HIGH and DIO 0 pulses, are the values shown in the data tab hFF or hFE? If the clock signal is i
Hi @LarsB You could use the Sync capture. In this mode the sampling condition is executed in the device.   You could also sample all signals (including clock) and decode it in the software using the Bus clock, delay, enable... Regarding the MSB/LSB indices, by changing these you could decode to fractional numbers.