Jump to content

Arty A7-RiscV-Murax Soc-Xilinx Virtual cable


Recommended Posts

Hello everyone,

I want to upload and debug software in the riscv core which uses a murax soc without using physical jtag adapter, but maybe by using some IPs and Xilinx Virtual Cable on my arty a7-100 artix 7 FPGA board

Are there any documentations regarding the same?

Thank you

Link to comment
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
  • Create New...