Jump to content

Dams0622

Members
  • Posts

    2
  • Joined

  • Last visited

Dams0622's Achievements

Newbie

Newbie (1/4)

0

Reputation

  1. Thank you, It turns out to be a 0402 SMD, I used a ruler and found 1mm; I used a 50~R, and I will try what you suggested if that is not enough. No, I never tried soldering a SMD in general and I had someone with good eyes helping me on that :) I already have a design that works at 30MHz; it didn't before replacing the resistors because the limitation is 25MHz. Now I am dealing with another problem, but off topic. I synchronize the SPI_SCK (which is an input for the FPGA and is not free running) with a 200MHz "master clock" but it looks like I am short 1 clock cycle, mostly due to the FF synchronizers introduced delays. I do not want to use a higher master clock just for this SPI interface so I am trying an implementation where SPI_SCK is treated as a clock. I saw the cmod s7 has 2 GPIOs on clock capable pins of the FPGA. Hopefully I will post some waveforms within the next days
  2. Hello, I want to lower the series resistors (240 Ohms) connecting the FPGA to board GPIOs to reduce switching speed limitation (as stated in the board reference manual) and be able to make a 40MHz SPI interface work. Where can I get the BOM or could you please provide me with the resistor reference? I am not familiar with SMD sizes. Thank you Damien
×
×
  • Create New...