Hello,
1- I build a circuit in the SimUAid to count from 0 to 9 by change the inputs as following
2- I removed the 7-segment monitor and named of the output.
3- Convert to VHDL code
4- I open project in vivado and uploaded the VHDL code
5- I need help to remove the error to downloads the code to Basys 3 successfully.