Jump to content
Existing user? Sign In
Sign In
Remember me
Not recommended on shared computers
Sign In
Forgot your password?
Sign Up
Browse
Forums
Gallery
Guidelines
Staff
Online Users
More
Activity
All Activity
My Activity Streams
Unread Content
Content I Started
Search
More
Idea Space
More
More
Everywhere
Status Updates
Topics
Events
Images
Albums
Members
Home
All Activity
Home
zee man
zee man
Members
View Profile
See their activity
Posts
1
Joined
October 19, 2021
Last visited
November 16, 2021
Content Type
All Activity
Profiles
Status Updates
Status Replies
Forums
Topics
Posts
Events
Events
Event Comments
Gallery
Images
Image Comments
Albums
Album Comments
Everything posted by zee man
Can't get clocking to work for Arty + DDR3
zee man
replied to
apullin
's question in
FPGA
Hi, what is the difference between sys_clk_i and ref_clk_i? What is ref_clk_i used for?
October 19, 2021
7 replies
All Activity
Home
zee man
×
Existing user? Sign In
Sign Up
Browse
Back
Forums
Gallery
Guidelines
Staff
Online Users
Activity
Back
All Activity
My Activity Streams
Unread Content
Content I Started
Search
Idea Space
×
Create New...