But I found the vivado just use another package Pin U20 for pllfout, but the clock source is already assigned at Package pin R4 on PCB board, I think it should not a correct solution. May I learn how to fix this problem? Thank you in advance
BR,
Shihwen
note1:
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 1 out of 10 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT',
instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance,
signal integrity or in extreme cases cause damage to the device or the components to which it is connected.
To correct this violation, specify all I/O standards.
This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined.
To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].
NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command),
add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: pllfout.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 1 out of 10 logical ports have no user assigned specific location constraint (LOC).
This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases
cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations.
This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.
To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].
NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command),
add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: pllfout.
INFO: [Vivado 12-3199] DRC finished with 2 Errors
Question
shihwen
Dear Sirs,
I am using the wizard clock and try to generate a bit file, but I suffer 2 drc errors (note1). please help me.
My xilinx board is Nexys video with XC7A200T-1SBG484C
1.The verilog code is as photo1
2. The schematic is as photo2
3. The constrain for clock is
set_property -dict {PACKAGE_PIN R4 IOSTANDARD LVCMOS33} [get_ports {pllfout}]
create_clock -add -name sys_clk_pin -period 10.0 -waveform {0.0 5.0} [get_ports pllfout]
4. The package pin R4 at bank 34 which is HP I/O of XC7A200T-1SBG484C.
According to the schematic, the SYSCLK comes from the oscillator DSC1101CE1 and connect to R4 of BANK 34. (Photo3)
I looks like there is a problem to place the clock source port (pllfout),
I try the 2 constrains as below in my xdc
set_property SEVERITY {Warning} [get_drc_checks NSTD-1]
set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
But I found the vivado just use another package Pin U20 for pllfout, but the clock source is already assigned at Package pin R4 on PCB board, I think it should not a correct solution. May I learn how to fix this problem? Thank you in advance
BR,
Shihwen
note1:
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 1 out of 10 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT',
instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance,
signal integrity or in extreme cases cause damage to the device or the components to which it is connected.
To correct this violation, specify all I/O standards.
This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined.
To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].
NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command),
add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: pllfout.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 1 out of 10 logical ports have no user assigned specific location constraint (LOC).
This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases
cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations.
This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.
To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].
NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command),
add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: pllfout.
INFO: [Vivado 12-3199] DRC finished with 2 Errors
Link to comment
Share on other sites
8 answers to this question
Recommended Posts
Create an account or sign in to comment
You need to be a member in order to leave a comment
Create an account
Sign up for a new account in our community. It's easy!
Register a new accountSign in
Already have an account? Sign in here.
Sign In Now