Jump to content

Search the Community

Showing results for tags 'spartan3e'.

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Test and Measurement
    • Measurement Computing (MCC)
    • Add-on Boards
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions
    • Archived

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 2 results

  1. Div_01

    Nexys2 FPGA board

    Hi, I am a newbie to FPGA. Does the Xilinx Spartan 3E Nexys2 FPGA board contain internal ADC and DAC? If yes, which are the ports for it? Thanks & Regards, Divya
  2. Hello everyone, So I own a Basys 2 board with spartan 3E FPGA and I am using ISE Design Suite 14.5. I want to create a VGA output with 800x600 resolution and 40Mhz clock so it will have 60Hz refresh rate. I am writing the code in verilog. I have entered exact numbers for horizontal counter, vertical counter, hsync and vsync that are required for operation stated above. However, I am unable to output the VGA signal. I am using two DCMs that can be generated in the ISE design suite, I am using first DCM to multiply 50MHz clk to 100Mhz and then I am using second DCM to divide 100Mhz with 2.5 to get 40Mhz clk frequency. I tried many combinations of DCM properties (like setting external clkin and internal, changing feedback properties etc.) but was not successful. I am uploading the whole code directory archived in a Winrar, so you can also maybe replicate the issue. Any help is appreciated! Thanks in advance. lab9v360hz.rar
  • Create New...