Search the Community

Showing results for tags 'spartan 6'.

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • News
    • New Users Introduction
    • Announcements
  • Digilent Technical Forums
    • FPGA
    • Test and Measurement
    • Measurement Computing (MCC)
    • Add-on Boards
    • Digilent Microcontroller Boards
    • Non-Digilent Microcontrollers
    • LabVIEW
    • FRC
    • Other
  • General Discussion
    • Project Vault
    • Learn
    • Suggestions & Feedback
    • Buy, Sell, Trade
    • Sales Questions
    • Off Topic
    • Educators
    • Technical Based Off-Topic Discussions
    • Archived

Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Location


Interests

Found 4 results

  1. Hello everyone I am selling my almost brand-new Xilinx Nexys 3 Trainer Board w/ Spartan 6 FPGA. I've only used it for about 1 week and it is in absolute Mint condition. I am choosing to sell it because my new job at a startup uses Altera's line of products so I will be getting an Altera FPGA Unfortunately I just got my Nexys 3 so I am try to get whatever money I can for it. A link to this product on the Digilent site can be found below: https://store.digilentinc.com/nexys-3-spartan-6-fpga-trainer-board-limited-time-see-nexys4-ddr/ As you can see, it's worth $270 on the website, the total comes to over $300 if you order it from the store. I was hoping I could get around $200 if possible but am definitely open to haggling depending on the demand. Please let me know if you are interested! This is a great board to build projects and can do a ton of things! Inbox me or comment here
  2. So, I got this dialog box when I tried to use the Adept to program a custom Spartan 6 board: The Device this configuration file was made for is not known. Associate Config File with device anyway? Hmm, I created the *.bit file from the Xilinx ISE 14.7 software suite and I made a *.mcs file from the Impact application, so I'm wondering how Adept associates files anyway? The Setup: The board is a custom Spartan 6 board, with routes between a Spartan 6 tq144 fpga and a s25fl128 flash. The jtag ports of the Spartan 6 fpga are configured to a header, where I connect a jtag-hs2. Please note, that I've pull ups (100k resistors) on TDI, TDO, and TMS. A pull down (100k resistor) is on the TCLK pin. The Firmware: I've created a simple pass through from one pin to another, it 'compiled' successfully with no warnings or information statements. I was able to then generate a *.bit file with no issues. The issue: I used Impact to initially try and program the board. I 'know' I got a successful connection, because the Get device ID option worked and it correctly identified the flash and fpga configuration. When it came to uploading the bit-stream, it failed with "Done did not go high' error. So, I decided to try the Adept software..... and I got the aforementioned Dialog box. I did press the "OK" button and the status console on the Adept software stated that it was 'successful.' However, the board was obviously not programmed. By the way, I have the mode pins set at 00. So, I'm wondering if I've not setup the mode pins correctly, missed a setup step on Impact or the ISE? Any questions or answers to help me along would be great. Love to learn!
  3. Taras

    Firmware via Android

    Hello, we are looking for help to write our FW on Spartan6 via USB port & Android app, our tablet have USB type A standard ports, also type C port. We need to write it like we do from Windows Impact software, can someone help us with that? thanks :)
  4. Wyorin

    JTAG-SMT2

    I have developed a test system using a Xilinx Spartan 6 and the Digilent JTAG-SMT2 programming module. I can program the device OK but if I include an Chipscope ILA and run the analyser the ILA is not found. I know that the ILA is in the build because I have looked for it using ISE14.7 FPGA Editor. I have turned the JTAG clock speed right down to 125 kHz, but still no joy. Any thoughts?