Jump to content

i.shugov

Members
  • Posts

    4
  • Joined

  • Last visited

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

i.shugov's Achievements

Newbie

Newbie (1/4)

1

Reputation

  1. My bad... ? too late at the night I confused J10 and J11... :) Thank you anyway.
  2. Hi, I have petalinux running on Zybo Z7-20 based on custom project with HDMI output. Finally I have a console on the HDMI output, and the device is booting over jtag + NFS. So the microUSB is connected as peripheral to the PC and I'm also using this microUSB to power the board. So far, so good, but I want to use HID such a USB keyboard. So the J11 usb host is the choice for this. I see that JP2 should be shorted to power the J11 connected devices. But in this situation the IC12 will try to power the same USB5V0 bus, that is powered by the microUSB from the PC. And it seems like I can't use at the same time microUSB as jtag/power source and to connect any kind of USB peripheral to J11. This is what you have written in section 9 USB Host/OTG in Zybo Z7 user manual. So I guess the only chance to use usb HOST functionality over J11 is to short JP2, also to power the board over wall adapter and to disconnect microUSB jtag? Is this correct?
  3. @NewBee, thank you for your answer. I have done this already (Vivado 2020.2). The design includes HDMI in/out with updated dvi2rgb and rgb2dvi IPs, so now they are compatible with the newer Vivado versions. This design (zVP-Lnx) is based on other design (zVP) with only one difference - zVP uses 1 VDMA for HDMI in/out, while zVP-Lnx uses 2 separate VDMA - one for write (HDMI in) and one for read (HDMI out). Nothing else is different. zVP is tested with bare metal code and is working perfectly when started from debug session. I expect the same for zVP-Lnx, but to be honest - I didn't tested it in this way. So I have zVP-Lnx up and running - fsbl, u-boot and kernel. But my kernel panic within xvtc_probe (I can copy/paste the exact error later today). My first thought was about something related to reset signals and/or dts clock description. But so far I can't find anything out of ordinary, and as I noted it will work with bare-metal code. So my hope was to cross-check with some newer version of base linux design provided from digilent which I use as reference (2017.4) and to be able to locate the problem. Well, I'm stuck here...
  4. Hi! I'm in process of migration of my project from 2019.1 to 2020.1 because of HLS upgrades. At some point it became clear that Linux running on this board will be the next logical step. But as far as I found there is support for very old 2017.4, and even 2019.1 is not listed as supported PetaLinux bsp. Depending on the major changes in HLS I really want to proceed with the latest available options from Xilinx tools. So do you have plans to update the Zybo PetaLinux BSP for 2020.x soon? Even some beta version bsp will be good enough at this time it available, if I can create project and boot Linux on ZYBO.
×
×
  • Create New...