bitstre@m
-
Posts
40 -
Joined
-
Last visited
Content Type
Profiles
Forums
Events
Gallery
Posts posted by bitstre@m
-
-
-
Hello,
Every time I open a saved WaveForms workspaced, my bus signals are always displayed in their expanded form.
Is there a way to force WaveForms to always show the busses collapsed when opening a workspace?
I'm running WaveForms 3.17.14
Thanks!
-
Resolved!
windows 10 compatibility issue.
-
On 1/13/2015 at 7:24 AM, attila said:The CMOD S6 has a 128Mbit (16MByte) S25FL128S QSPI Flash.This can be programmed using Xilinx iMpact.1. Create BIT file using ISE- make sure the Generate Programming File/ Properties/ Startup Options/ FPGA Start-Up Clock is CCLK- otherwise iMpact will prompt and fix this CCLK option- optional: to speed up the boot process increase the "Configuration Rate" and "Set SPI Configuration Bus Width" to 42. Create .MCS file- start iMpact, (press No then Cancel)- Create PROM File, SPI Flash, Configure Single FPGA, ->, 128M(bit), Add Storage Device, ->, browse desired "Output File Location", OK- Add Device - OK, locate the earlier ISE generated BIT file, No, OK, Generate File...3. Flash programming- start iMpact, (press No then Cancel)- Boundary Scan, Initialize Chain- Right click on SPI/BPI above the FPGA symbol, Add SPI/BPI Flash, locate the .mcs file, SPI PROM, S25FL128S, (optional: for faster programming set Data Width 4)- Right click FLASH, Program, OK
Hello,
I followed the instructions above to program the SPI flash on my CMOD S6. At the end of step 2, I get the "Add Device" dialog box (see attached image) but as soon as I hit OK, the Impact app quits.
Any suggestions?
I'm running Xilinx ISE Release 14.7 - iMPACT P.20131013 (nt64) on Windows 10 and my CMOD S6 board is plugged in to the USB port and recognized.Thanks
Does DD2 + WF support state-based triggering?
in Test and Measurement
Posted
Hello,
I was wondering if the Digital Discovery logic analyzer support state-based triggering similar to traditional standalone logic anaklyzers.
For example, a trigger condition similar to the following:
State 0: Wait for bus_A == value1 --> go to State 1
State 1: Wait for bus_B == value2 --> go to State 2
State 2: Capture data.
Thanks